






Little Sur














For normal operation, the NP resistors would be re-populated and all other resistors (except for the 22ohm series terminations on the clock chip) would be de-popped.



	
Title SCHEM, PWA, VC-TEST, BIG, SUR	
DWG NO PN27H	Rev A01
Date: Wednesday, June 20, 2012 Sheet 6 of 95	




Debug Port Design Guide 0.95 Routing Guidelines:


- TCK/TMS max trace length = 1.5ns
- PREQ#/PRDY# max trace length = 1.5ns
- BPM max trace length between MUX and CPU = 10"
- BPM max trace length between MUXes = 8ns
- All BPM net lengths should match as a group to within +/-50ps
- All BPM nets must have 200ohm VTT terminations near CPU


Default settings:

- CPU1 always in scan chain
- CPU2 in scan chain if present, bypassed if not present
- PCH in separate scan chain









Title
SCHEM, PWA, LITTLE, SUR


DWG NO

PN27H


A01

Date: Wednesday, June 20, 2012 Sheet 11 of 96

CPU1F



CPU1G



SandyBridge_EPEX_EDS_Vol1_26601.0.5.pvd Figure 1-3 pg.16

Port0	Port1	Port2	Port3
DMI	PE1[A:B]	PE2[A:B:C:D]	PE3[A:B:C:D]
IOU2---IOU2		IOU0	IOU1
DMI to PCH	X4 slot	X16 slot	X16 slot
	X4 to PCH		








Signals with VTT PU on Die
 DORx_PAR_ERR_N
 BIST_ENABLE
 DMIGENZ_N
 EAR_N

Signals with PD on Die
 LITENABLE
 FRMAGENT
 SOCKET_ID[1:0]
 SAFE_MODE_BOOT

CPU1A


CPU1H



start strapping their boards to enable Intel TXT in the ES2 (CPU) time frame.

TXT enable	CPU0	CPU1	TXT disable	CPU0	CPU1
V52	PU	NC	V52	NC	NC
AK52	NC	NC	AK52	PD	PD

Note common pullups on P49
 RoseCity-PG11& 18 DSRE-Pg35




DELL INC.

Title: SCHEM, PWA, LITTLE, SUR


DWG NO: PN27H

Rev: A01


Date: Wednesday, June 20, 2012 Sheet 16 of 96




RoseCity-PG32




CPU1_CH3_D0






CPU2F



CPU2G



SandyBridge_EPEX_EDS_Vol1_26601.0.5.pvd Figure 1-3 pg.16



Port0	Port1	Port2	Port3
DMI	PE1[A:B]	PE2[A:B:C:D]	PE3[A:B:C:D]
IOU2---IOU2		IOU0	IOU1
Unused	Unused	X16 slot	X16 slot




Title
SCHEM, PWA, LITTLE, SUR


DWG NO
PN27H

Date: Wednesday, June 20, 2012 Sheet 34 of 96




Hight Temp X6S Caps. Place in CPU cavity







RoseCity-PG45

CPU2_CH1_D0






Title		
SCHEM, PWA, LITTLE, SUR		
DWG NO	Rev	A01
PN27H		
Date: Wednesday, June 20, 2012	Sheet	50 of 95




Title		
SCHEM, PWA, LITTLE, SUR		
DWG NO	Rev	A01
PN27H		
Date: Wednesday, June 20, 2012	Sheet	51 of 95

U_PCH

PATSBURG



Via spacing (center to center)	Trace spacing (edge to edge)	Trace coupling length	Decoupling Cap?
>=50mil (or, no via)	>=5h (stripline) >=7h (microstrip)	<=0.3"	No Cap




U_PCH

PATSBURG





todo: Eric: Do we need ERR11/2 routed to PCH?




BOOT BIOS STRAPS		
DEFAULT 1,1: Weak PCH Internal PU		
PCH_SGPIO_DOUT	SATA1GP_GPIO19	
0	0	LPC
0	1	NAND
1	0	PCI
1	1	SPI

R577 1K ±1% PCH_SGPIO_DOUT <67>


R578 1K ±1% NOA_SATA1GP_GPIO19 <52,58,57>




SERVICE MODE JUMPER
ME FIRMWARE UPDATE on CRB









INTRUDER DETECTION SWITCH and AUX LED




GPI SLOW MODE SELECT




PCH On-Die PLL VR
Pull low to disable. NP to enable















Vendor	ID
00 = Big Sur	0 1
01 = Little Sur	0 0
10 = Negril	1 0







Place series Res by PCH. (See PDG)






SAS1






SATA 6G connector
 LE18077-A50D-4F
 LE18077-W50D-4F
 LE18077-Z50D-4F










SPI FLASH




Blank 32Mb PN: U141D
Blank 16Mb PN: TT538
SOIC Socket PN: FY6WX





REAR_USB1



USB PORTS TABLE


Port	Location
0 - 3	Front USB (pg77)
4 - 5	Rear NIC1_USB x2
6 - 7	Rear NIC2_USB x2 (BigSur)
8 - 9	INT_USB1 x2 (LittleSur)
10	USB3_REAR
12	INT_USB2 (Internal USB)

Ports 1 and 9 are USB debug ports





BIGSUR REAR USB PORTS



LITTLESUR REAR USB PORTS



NEGRIL REAR USB PORTS



Title: **SCHEM, PWA, LITTLE, SUR**



DWG NO: **PN27H**

Rev: **A01**

Date: Wednesday, June 20, 2012 Sheet 62 of 96



TYCO ELECTRONICS P/N 5145154-4 (BOM SLOT7)



PCI32 SLOT


DELL INC.




Title:
SCHEM, PWA, LITTLE, SUR

DWG NO
PN27H

Rev
A01

Date: Wednesday, June 20, 2012 Sheet 63 of 96











34064WH00-600-G

HW MONITOR




Title	
SCHEM, PWA, LITTLE, SUR	
DWG NO	Rev
PN27H	A01
Date: Wednesday, June 20, 2012	
Sheet 68 of 96	



Fan Matrix


Little Sur	5048 PWM/TACH 0	5048 PWM/TACH 1	5048 PWM/TACH 2	5048 PWM/TACH 3	5048 PWM/TACH 4	5048 PWM/TACH 6
	CPU1 Fan	CPU2 Fan	SYS1 FAN	SYS2 FAN	SYS3 FAN	HDD1 FAN




FAN CONNECTOR









Title		SCHEM, PWA, LITTLE, SUR	
DWG NO	Rev	A01	
PN27H			
Date:	Wednesday, June 20, 2012	Sheet	69 of 96



Title	
SCHEM, PWA, LITTLE, SUR	
DWG NO	Rev
PN27H	A01
Date: Wednesday, June 20, 2012	
Sheet	74 of 95




Title	
SCHEM, PWA, LITTLE, SUR	
DWG NO	Rev
PN27H	A01
Date: Wednesday, June 20, 2012	
Sheet	76 of 95



Part numbers

LittleSur	PWA
	Y56T3 (with TPM)
	V6XGW (no TPM)

Mounting Holes





SPARE, MISC, DEBUG, PROTO





Title		SCHEM, PWA, LITTLE, SUR	
DWG NO	PN27H	Rev	A01
Date	Wednesday, June 20, 2012	Sheet	78 of 96

BT=1V, FDVID=20mV/us, Tcomp=29.7C
NPSI=SI1, DE=enabled, Imax=185A
ADDR=0/1, Imaxs=25A, SMAddr1=n/a,
BTS=0.925V, DES=enabled, Tcomps=29.7C







Output	V_1P8_CPU1
Destination	CPU1 PLL Voltage
Input	12V
Peak Current	2.5A
Thermal Current	2.0A
Enabled	
Min Current	500mA



Output	V_VSA_CPU1
Destination	CPU1 VSA rail
Input	12V
Peak Current	VSA 20 A/24 A @ 0.85 V
Thermal Current	16A
Enabled	




Output	V_VDRIVE_CPU1
Destination	CPU1 vcore regulator drivers
Input	12V
Peak Current	1.0A
Thermal Current	580mA
Enabled	
Min Current	120mA
Min CDP	1.6A



SCHEM, PWA, LITTLE, SUR
PN27H
 Rev A01

Title: SCHEM, PWA, LITTLE, SUR
 DWG NO: PN27H
 Date: Wednesday, June 20, 2012
 Sheet 81 of 96

BT=1V, FDVID=20mV/us, Tcomp=29.7C
NPSI=S11, DE=enabled, Imax=185A
ADDR=0/1, Imaxs=25A, SMAddr1=n/a,
BTS=0.925V, DES=enabled, Tcomps=29.7C



DELL INC.


Title: **SCHEM, PWA, LITTLE, SUR**

DWG NO: **PN27H**

Rev: **A01**

Date: **Wednesday, June 20, 2012**

Sheet: **82** of **96**



Title
SCHEM, PWA, LITTLE, SUR

DWG NO



PN27H

A01

Date: Wednesday, June 20, 2012 Sheet 83 of 96


Add by Bob 12/25
Dummy all parts
Ronnie Update by 04/20
Del this schematic 05/04

Output	V_VSA_CPU2
Destination	CPU2 VSA rail
Input	12V
Peak Current	VSA 20 A/24 A @ 0.85 V
Thermal Current	16A
Enabled	





todo: After placement try and combine VDRIVE circuits from CPU1 and CPU2 to save cost


Output	V_VDRIVE_CPU2
Destination	CPU2 vcore regulator drivers
Input	12V
Peak Current	1.0A
Thermal Current	580mA
Enabled	
Min Current	120mA
Min CCF	1.6A






CPU1 MEM01





CPU1 MEM23- CHIL CHL8103





CPU1 MEM23





Note: VCC can be driven from V_5VAUX_MEM if it routes better. -jrs



Title: SCHEME, PWA, LITTLE, SUR


DWG NO

PN27H


Rev A01

Date: Wednesday, June 20, 2012 Sheet 93 of 96

Output	V_1P1_STBY_PCH
Destination	PCH
Input	+5VAUX
Output	1.1V
IC Current	2.8A
Max Current	2.8A
Min Load	
Min OCP	2.8A



Output	V_1P5_PCH
Destination	PCH
Input	3.3V
Peak Current	620mA
TDP Current	330mA
OCP	800mA
Enabled	



Output	V_3P3AIUX
Destination	+5VAUX
Input	+5VAUX
Peak Current	TBD
Thermal Current	TBD
Enabled	TBD

